Abstract-A new technique to de-embed the contributions of parasitic structures from transmission line measurements is presented and applied to microstrip lines fabricated in 90-and 130-nm RF-CMOS technologies. De-embedded measurements are used to extract characteristic impedance, attenuation constant, group delay, and effective permittivity. The effective thickness of the ground plane is demonstrated to be as important as the thickness of the top metal layer in minimizing interconnect loss. Furthermore, it is confirmed that metal area densities as low as 65% are adequate for the ground plane of microstrip lines.
I. INTRODUCTION

D
EMAND for increased bandwidth in communication systems has lead to ever higher operating frequencies and data rates in integrated circuits. The most recent examples of such developments are radio systems at 60 GHz [1] , as well as broad-band communication networks with data rates up to 80 Gb/s [2] . As the frequency range of these applications enters the mm-wave regime, wavelengths become comparable to on-chip component dimensions. Hence, transmission lines play an increasingly vital role in both narrow-band [3] and broad-band [4] circuit design. Whether used intentionally or not, transmission lines are becoming essential in describing circuit behavior. Accurate models are therefore required.
Although transmission line theory is well established, uncertainties in various process parameters demand some form of measurement for model verification. However, any measurement is limited by an inherent flaw whereby test pads and interconnect are needed to access the device under test (DUT) (Fig. 1) . Accurate de-embedding is therefore required to eliminate the parasitic contributions. Transmission line de-embedding techniques can also be used to remove parasitics from other device test structures [5] .
Most de-embedding procedures rely completely on lumped equivalent circuits to model parasitics [6] - [9] . By contrast, it has been shown that the propagation constant can be extracted from the measurement of two transmission lines , without using explicit models for the pad parasitics, or calibrating the VNA [10] . Consequently, extraction techniques mostly focus on the characteristic impedance [11] - [14] .
The new technique proposed in this paper relies on the symmetry of transmission line test structures. With regards to the extraction of , it is equivalent to that in [10] , thus maintaining the state of the art [5] . It can also be shown that, when the test structure measurements are reciprocal , the proposed technique is equivalent to that of [15] . Unlike the latter technique, a more physically intuitive solution is obtained through the appropriate exploitation of both and parameter representations.
After a brief description of the de-embedding algorithm, the proposed technique will be applied to microstrip line test structures fabricated in two RF-CMOS technologies. The results will be used to establish a relationship between line configuration and expected circuit performance.
II. THEORY
A. De-Embedding
Consider two transmission line test structures of length and , where (Fig. 2) . If properly designed, the structures will be perfectly symmetric about the axis. By definition, the symmetry signifies that swapping ports 1 and 2 will not change the resulting , or matrices Fig. 1 reveals that the transmission matrix of either test structure can be decomposed into a cascade of 5 two-port networks consisting of the two pads, the intrinsic device, and the associated pad-line discontinuities . To simplify the derivations, the pad-line discontinuities will be lumped together with the pads, without loss of generality. Consequently, the transmission matrix of test structure , can be represented as the following product: (3) where represents the intrinsic line segment of structure ; represents the left pad; represents the right pad. With this simple expression describing the test structures, we will derive an equation for the intrinsic transmission line. First, consider multiplying with the inverse of ( Fig. 3 ) (4) where we define as the hybrid "structure" and as a line segment of length .
Assuming that the left pad can be modeled solely by a lumped admittance, , we have
This will be referred to as the lumped pad assumption. Under the lumped pad assumption, the hybrid "structure" can be expressed in terms of parameters, as a parallel combination of the intrinsic transmission line and the parasitic lumped pads (Fig. 4 ) (7) where is the parameter representation of and is the parameter representation of . Since the intrinsic device is symmetric, its parameters can be isolated by connecting in parallel with a port-swapped version of itself, thus canceling out the effects of the pads Swap (8) 
B. Extraction
Assuming that a lossy transmission line of length can be modeled by [16] ( 9) we can extract the characteristic impedance and the propagation constant using and (10) 2) 65-GHz Setup: Measurements were performed on a Wiltron 360B VNA with semi-rigid cables and Cascade Microtech device probes at the University of Toronto. The measurements were calibrated using the LRM algorithm provided by the WinCal software from Cascade Microtech, and the standards from a Cascade Microtech ISS 101-190 substrate.
LRM calibrations were used to compensate for the measurement system and move the reference plane up to the probe tips. Test structures fabricated in the 90-nm process were measured using both setups with excellent agreement between the two setups. The structures fabricated in the 130-nm process were measured solely with the 50-GHz setup.
B. 90-nm RF-CMOS Test Structures 1) Fabricated Devices:
Eight pairs of microstrip test structures were designed using various conductor and ground plane configurations (Fig. 6) . When comparing characteristics, the convention "metal over m" will refer to a microstrip line designed with a metal conductor, a metal ground plane, and a conductor width of micrometers. For reference, the process uses a 0.9-m-thick metal 8 layer and a 3.3-m-thick metal 9 layer, both implemented in copper.
2) Layout: Access to the microstrip line conductors is provided by chamfered 50 50 m signal pads constructed in metal 9. On either side of each signal pad, larger pads are used to contact the ground plane using ground-signal-ground (GSG) device probes of 100-m pitch. A highly doped n-well connected to the ground pads is placed under the signal pads. The resultant pad capacitance was measured to be in the order of only 16-17 fF.
As CMOS technologies advanced beyond the 180-nm node, increasingly stringent metal density rules prohibited the design of solid ground planes. To accommodate these restrictions, metal ground planes must now be slotted. In these technologies, the ideal ground plane design implements the maximum allowed metal density with the smallest slot dimension possible. If the slots are much shorter than the wavelength, they will not affect the line characteristics significantly. With all microstrip lines designed in the 90-nm process, metal 1 ground planes are constructed from the unit cell mesh sketched in Fig. 7(a) , corresponding to a metal density of approximately 65%. For lines constructed with metal 2 ground planes, the metal 2 mesh is positioned such as to cover the slots in the metal 1 mesh [ Fig. 7(b) ]. The two meshes are shunted together to increase the effective ground plane thickness, and reduce its resistance. A micrograph of the slotted ground plane from one of the short lines is presented in Fig. 8 . Fig. 9 shows that, with microstrip line configurations typically used in IC designs, exhibits a strong frequency dependence at frequencies below 10 GHz. Similar results are observed for the group delay below 2 GHz (Fig. 10) . It should be emphasized that these nonidealities are neither artifacts of the measurement system nor of the de-embedding technique. and can be expressed in terms of parameters using (11) (12) At sufficiently high frequencies ( and ), we have and . Below these frequencies, and are, in general, frequency dependent. For example, as , the "dc" characteristic impedance is given by . Assuming little frequency dependence of the parameters, it is possible to obtain frequency independent values for both and through circuit design, by ensuring that . Such distortionless lines are preferable for broad-band digital circuits, and can normally be realized by periodically loading the line with either a series inductor [17] or a parallel resistor [18] . The resistive solution increases , making it possible for the designer to set to a desired value, whereas increasing inevitably pulls it closer to the (typically large) "dc" value.
3) Characteristic Impedance and Dispersion in Lossy Lines:
4) Impact of Materials and Geometry on Electrical Characteristics:
A preliminary inspection of Figs. 11 and 12 indicates that wider conductors lead to a smaller effective permittivity . This is a direct result of the passivation layer having a much higher permittivity than the lower-interlayer dielectrics (ILDs). Microstrip lines with wider conductors more closely resemble parallel plate waveguides. As a consequence, less field components penetrate the higher-passivation layers [17] .
When compared to lines with metal 9 conductors, those designed with metal 8 conductors have a noticeably higher effective permittivity. This difference is mainly attributed to the fact that the higher-passivation layer does not extend very far over the metal 9 conductor. Consequently, the low permittivity of air helps offset the high permittivity of the passivation layers. For lines designed with metal 8 conductors, the lower-layer of air is now much farther away from the conductor surface. Moreover, relatively higher-permittivity dielectrics are used to fill the space of the absent metal 9 material. Combined, these factors cause the systematic jump in observed between the lines using different conductor metals. This explanation is further confirmed by the spread in measured . The lines designed with metal 8 conductors have a larger spread due to the larger difference in permittivities above and below the conductor.
In order to minimize losses, it is important to be able to identify the dominant source. Comparing Figs. 13 and 14 , we can see that lines with metal 8 conductors are lossier than those realized with metal 9 conductors. This trend starts at low frequencies, where a difference in dc resistance is readily apparent. The consistently lower dc resistance of the lines with metal 9 conductors is a direct result of the thicker metal 9 layer. Even the narrowest metal 9 line has a larger cross-sectional area than the widest one using metal 8.
A second trend is related to the ground plane and is made evident from the attenuation plots. As the frequency increases, the lines with a metal 1 ground plane exhibit more loss than those with a metal 2 ground plane. This can be explained by the larger effective thickness of the metal 2 ground planes which are shunted together with a metal 1 mesh. The only exception occurs for the narrowest line ( m), for which the conductor remains the dominant source of loss.
C. Technology Comparison
In order to cover a larger device space, microstrip lines fabricated in a 130-nm RF-CMOS process were also characterized. Although the two processes have similar backend, they use slightly different ILD and metal thicknesses, as well as conductivities. The most noteworthy difference is that the 130-nm process does not feature lower-dielectrics. To ensure a fair comparison, only lines with conductors designed in the top-most metal layers will be considered. These conductors are fabricated with a thickness of 3.3 m in both technologies.
Figs. 15 and 16 show a remarkable agreement between the attenuation versus frequency characteristics of the two technologies. The close match is attributed to the similar thicknesses of corresponding ground planes.
With respect to permittivity, Fig. 17 also shows a clear width dependence, as in Fig. 11 . Since the 130-nm process does not have lower-dielectrics, the extracted values of are higher than those of Fig. 11 .
IV. CONCLUSION
A new de-embedding technique which accurately removes pad parasitics and pad-line discontinuities was presented for the characterization of lossy IC transmission lines. It was found that line pairs as small as 600 m and 100 m provide adequate results if the pad parasitics are minimized. Measurements also indicate that, with the thick top metal layers available in RF-CMOS technologies, ground planes are often the dominant source of high frequency loss. Furthermore, the characteristic impedance and group delay of microstrip transmission lines are strongly frequency dependent up to 10 and 2 GHz, respectively. Therefore, it can be concluded that the dispersive behavior of interconnect lines in broad-band higher-speed digital circuits must be mitigated by periodically loading the signal lines.
